			H·	
	Application No.	Applicant(s)		
Notice of Allowability	10/717,737	ZHU ET AL.		
	Examiner	Art Unit		
	Ida M. Soward	2822		
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.31	S (OR REMAINS) CLOSED in ) or other appropriate common RIGHTS. This application is s	n this application. If not included unication will be mailed in due cou	ırse. <b>THIS</b>	
1. $\boxtimes$ This communication is responsive to <u>the Applicants' amer</u>	ndment filed February 21, 20	<u>06</u> .		
2. The allowed claim(s) is/are 2,3,5-13,16,18-25 and 48-58.				
3. Acknowledgment is made of a claim for foreign priority u  a) All b) Some* c) None of the:		or (f).		
<ol> <li>Certified copies of the priority documents hav</li> <li>Certified copies of the priority documents hav</li> </ol>		ın No		
Copies of the certified copies of the priority do	• •		from the	
International Bureau (PCT Rule 17.2(a)).		and manage approaudit		
* Certified copies not received:				
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to file MENT of this application.	a reply complying with the require	ements	
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv	nitted. Note the attached EXA res reason(s) why the oath or	MINER'S AMENDMENT or NOTI declaration is deficient.	ICE OF	
5. CORRECTED DRAWINGS ( as "replacement sheets") mu	st be submitted.			
(a) I including changes required by the Notice of Draftsper	son's Patent Drawing Reviev	v ( PTO-948) attached		
1) 🗌 hereto or 2) 📗 to Paper No./Mail Date				
(b) ☐ including changes required by the attached Examiner Paper No./Mail Date	's Amendment / Comment or	in the Office action of		
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on th the header according to 37 CF	ne drawings in the front (not the bac R 1.121(d).	ck) of	
<ol> <li>DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT</li> </ol>	osit of BIOLOGICAL MATE FOR THE DEPOSIT OF BIO	ERIAL must be submitted. Note )LOGICAL MATERIAL.	the	
Attachment(s)  1. ☑ Notice of References Cited (PTO-892)  2. ☑ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/6	6. ☐ Interview St Paper No./	formal Patent Application (PTO-15 ummary (PTO-413), Mail Date	52)	
Paper No./Mail Date	00), 7. △ Examiners	Amendment/Comment		
Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. 🛭 Examiner's	8.   Examiner's Statement of Reasons for Allowance		
	9. 🗌 Other	<u>.</u> .		
		SalaM. Sirun AU 2822	and	

## **DETAILED ACTION**

Page 2

This Office Action is in response to the Applicants' amendment filed February 21, 2006.

## **EXAMINER'S AMENDMENT**

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Charles W. Peterson, Jr. on May 9, 2006.

The application has been amended as follows:

- Claim 48. (currently amended) A field effect transistor (FET) comprising:
  - a fin formed on a dielectric surface;
  - a device gate along one side of said fin;
  - a back bias gate along all opposite side of said fin;
  - a device gate dielectric along one first side between said device gate and said fin; and
  - a back bias gate dielectric along said opposite side between said back bias gate and said fin, wherein said back bias gate dielectric differs from said device gate dielectric in material, wherein one of said device gate dielectric and

;

said back bias gate dielectric are is a layered dielectric comprising at least 2 dielectric material layers.

Claim 50. (currently amended) An integrated circuit (IC) on a semiconductor on insulator (SOI) chip, said IC including a plurality of field effect transistors (FETs) disposed on an insulating layer, each of said FETS comprising:

- a semiconductor fm formed on an insulating layer;
- <u>a</u> device gate dielectric along a first side of said semiconductor fin;
- a device gate along said device gale dielectric;
- **a** back bias gate dielectric along an opposite side of said semiconductor fin;

a back bias gate along said back bias gate dielectric, wherein said back bias gate dielectric differs from said device gate dielectric in material, wherein one of said device gate dielectric and said back bias gate dielectric are is a layered dielectric comprising at least 2 dielectric material layers.

## Allowable Subject Matter

Claims 2-3, 5-13, 16, 18-25 and 48-58 are allowed.

The following is an examiner's statement of reasons for allowance: The prior art of record does not disclose, make obvious, or otherwise suggest the structure of the applicant's together with the other limitations of the independent claims, such as:

in regard to claims 48 and 50, "wherein said back bias gate dielectric differs from said device gate dielectric in material, wherein one of said device gate dielectric and

Application/Control Number: 10/717,737

Art Unit: 2822

said back bias gate dielectric are a layered dielectric comprising at least 2 dielectric material layers"; and

in regard to claim 49, "wherein said back bias gate dielectric is five times (5X) thicker than said device gate dielectric". The dependent claims being further limiting and definite are also allowable.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The following patents are cited to further show the state of the art with respect to dual gate FinFETs:

Chang et al. (US 6,291,855 B1)	Chen et al. (US 6,504,207 B1)
Doris et al. (US 6,911,383 B2)	Fan et al. (US 6,747,310 B2)
Forbes (US 2004/0174734 A10	Hisamune (5,929,480)
Kelley et al. (US 6,313,500 B1)	Liang et al. (US 6,281,545 B1)
Mathew et al. (US 6,903,967 B2)	Mathew et al. (US 6,831,310 B1)
Shone et al. (US 6,268,622 B1)	Takamura (US 6,809,374 B2).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ida M. Soward whose telephone number is 571-272-1845. The examiner can normally be reached on Monday - Thursday 6:30am to 5:00pm.

Page 5

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra V. Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

IMS

May 9, 2006 SU 2822